2009-09-17

Hardware Design / Verification Learning Place

This is a good place to lear hardware description language including Verilog / SV, and hardware verification language include VMM / OVM ... ects.

www.testbench.in

沒有留言: